

B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits	E	valuation	
23CE301T	Discrete Mathematics	2			2	CA	ESE	Total
23023011	Discrete Mathematics	3	-	-	3	30	70	100

Course Objectives	Course Outcomes		
 The aim of this course is To understand the concepts of graph theory and related algorithm concepts. To understand the concepts of algebraic structures, logic, set theory. 	 Students will be able to Form truth tables, proving results by truth tables. Observe the various types of sets, functions and relations. Recognize definition and properties of algebraic structures. Apply concepts of graph theory, shortest path algorithms, concepts of trees and minimum spanning tree to solve engineering problems. Apply counting techniques to solve combinatorial problems. 		

Unit I : Mathematical logic & Set theory:

Introduction - Statements and notations, Connectives, Conditional statements and tautologies, Principle of Mathematical Induction, Basic concepts of set theory, Validity of the argument, Operations on sets, Power set.

Unit II : Relation & Function:

Relation, types of relation, Matrix & Graphical representation of relation, Composition of relation, Partial ordering, Partial ordered set, Hasse diagram. Definition and types of function, Composition of function, Characteristic function.

Unit III : Algebraic Structure & Lattices:

Binary operations, Group, Problems on groups, subgroup, Lagrange's theorem. Ring, Commutative ring, Ring with unity, Ring with zero divisor, Integral domain, and field. Lattice.

Unit IV : Graph theory & Trees:

Types of graphs, Isomorphic digraph, Paths and circuits, Reachability and connectedness, Matrix representation of graphs, Euler path and Euler circuit.

Tree: Trees, Binary tree, spanning tree, Weighted graphs, Prim's algorithm, Kruskal's algorithm.

Unit V : Combinatorics :

Generating Functions, Recurrence Relations, Counting: Permutations & Combinations, Pigeonhole Principle with Simple Applications.

Text Books

S.N	Title	Authors	Edition	Publisher
1.	Discrete Mathematical Structures	Kolman, Busby & Ross	3rd	PHI
2.	Discrete Mathematical Structures with Applications to Computer Science	Tremblay &Manohar		Tata McGraw- Hill.
3.	Discrete mathematics	Swapan kumar Sarkar		S. Chand publications

Reference Books

S.N	Title	Authors	Edition	Publisher
1.	Discrete Maths for Computer Scientists &	Mott, Kandel, Baker		Pearson
	Mathematicians			
2.	Discrete Mathematics	Lipschutz		McGraw Hill Professional,
3.	Elements of Discrete Mathematics	C. L. Liu		McGraw Hill Education India.

munit.	wohpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25

[8 Hrs]

[7 Hrs]

[7 Hrs]

[7 Hrs]

[7 Hrs]



B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits	Evaluation		
22CE202T	Data Structures	2			2	CA	ESE	Total
23CE302T Data Structures	3	-	-	3 30 70		70	100	

Course Objectives	Course Outcomes
 This course is intended To provide knowledge of basic concepts in data structures and algorithms. To choose the appropriate data structure and algorithm design method for a specified application. To efficiently implement the different data structures 	 Students will be able to To understand the basic concept of data structures, time complexity and analyse the various sorting and searching algorithms. To implement dynamic data structures like singly, doubly and circular linked list.
and solutions for specific problems	 Apply the different linear data structures like stack and queue to various computing problems. Implement different types of trees and apply them to problem solution. Demonstrate the representation of graphs and their applications in real life problem

Unit I

Introduction: Concept of Data structures, Time and space analysis of algorithms, Big oh and theta notations and omega notations, Average, best and worst case analysis,

Searching and sorting techniques: Linear search, Binary search, Insertion sort, selection sort, Bubble Sort, radix Sort, Merge Sort, and Quick Sort.

Unit II

[7 Hrs]

[7 Hrs]

[7 Hrs]

[7 Hrs]

[8 Hrs]

Linked Lists: Singly linked list, Implementation of linked list using static and dynamic memory allocation, operations on linked list, polynomial representations and manipulations using linked list, circular linked list, doubly linked list, Generalized list, sparse matrix.

Unit III

Stack and Queue : Array representation of stacks, Implementation of stack using linked lists, Queues, Dequeue, Circular queue, Polish notation, Applications of stack & queue : Conversion from Infix to Postfix, Evaluation of post fix expressions, Priority Queues.

Unit IV

Trees: Basic Terminology, Basic trees, Binary tree representations, threaded storage representation, binary tree traversals, binary search trees, Application of trees. Preliminary treatment of AVL Trees, B+ Trees.

Unit V

Graphs: Definition & terminology, Graph representation: matrix representation of Graph, List representation, Breadth First Search, Depth First Search, Spanning trees, Shortest path algorithm, topological sorting.

Text Books

S.N	Title	Authors	Edition	Publisher
1	Data Structure & Program Design in C	Kruse, Leung, Tondo		PHI
2	Data Structures using C	Tanenbaum		Pearson Education
3	Data structure and Algorithm	Lafore		BPB Publication

Reference Books

S.N	Title	Authors	Edition	Publisher
1	Fundamentals of Data Structure	Horowitz and Sahani		CBS Publications
2	Schaum's outline: Data Structures	Seymour Lipschutz		Tata Mc Graw Hill
3	An Introduction to DS with applications	Trembley and sorenson		Mc Graw Hill

munit.	munit. Mohpande		1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25



B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits		Evaluation	
23CE302P	Data Structures Lab			2	1	CA	ESE	Total
230E302P	Data Structures Lab	-	-	2	•	25	25	50
Course Objectives Course Outcor		Outcomes						
This source is intended.								

This course is intended	Students will be able to
 To emphasize the application of data structures in developing and implementing efficient programs and algorithm 	 Select appropriate data structures as applied to specified problem definition Implement linear and non-linear data structures. Implement operations like searching, insertion, and deletion, traversing mechanism etc. on various data structures

Expt. No.	Title of the experiment			
1	To design and implement basic C program using arrays & structures.			
2	To implement a Menu driven program for linear & binary search methods and demonstrate their constraints.			
3	To implement a Menu driven program for Sorting methods and analyze their performances.			
4	To implement a Program to demonstrate the working of a stack.			
5	To implement a Program to demonstrate the working of a Queue.			
6	To implement a Program to apply the concepts of linked list.			
7	To implement the non linear data structure binary tree.			
8	To implement BFS and DFS in graph.			

Text Books

S.N	Title	Authors	Edition	Publisher
1	Data Structure & Programme Design in C	Kruse, Leung, Tondo		PHI
2	Schaum's outline: Data Structures	Seymour Lipschutz		Tata Mc Graw Hill
3	An Introduction to DS with applications	Trembley and sorenson		Mc Graw Hill

munit.	workpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25



B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits	E	valuation	
23CE303T	Digital Circuits and Fundamentals of	2	2 2	2	CA	ESE	Total	
	Microprocessors	3	3	-	3	30	70	100

Course Objectives	Course Outcomes
 Course Objectives This course is intended To acquire the basic knowledge of digital logic levels and application of knowledge to understand digital electronics circuits. To impart the knowledge of designing Digital Circuits. To understand 8086 microprocessor concepts and architecture. 	 Students will be able to Represent numerical values in various number systems and will demonstrate the knowledge of logic gates (AND, OR, NAND, NOR, XOR, XNOR), Boolean algebra, De-Morgan's Theorems and Karnaugh map. Analyze and design digital combinational circuits. Analyze and design sequential digital circuits. Analyze & Design Shift Registers and Counters. Describe the architecture & organization of 8086 microprocessor.

Unit I

[7 Hrs]

Number Systems & Code Conversion: Number Systems & Code conversion, Boolean Algebra & Logic Gates, Truth Tables, Universal Gates, Simplification of Boolean functions, SOP and POS methods -Simplification of Boolean functions using K- maps (up to 4 Variable K-map), Signed and Unsigned Binary Numbers.

Unit II

Combinational Circuits: Adders & Subtractors, BCD Adder & Subtractor, Carry Look ahead adder, Multiplexers, De-multiplexers, Encoders, Decoders.

Unit III

Sequential Circuits: RS, Clocked RS, D, JK, T Flip-Flops, Master Slave JK, Conversion of Flip Flops from one type to another.

Unit IV

Shift Registers, Types of Shift Registers, Counters, Ripple Counter, Synchronous Counters, Asynchronous Counters, Up-Down Counter, Decade & BCD Counters.

Unit V

[8 Hrs] Fundamentals of 8086 Microprocessors: 8086 microprocessor, Functional Diagram, register organization 8086, Flag register of 8086 and its functions, Addressing modes of 8086, Pin diagram of 8086, Minimum mode & Maximum mode operation of 8086, Interrupts in 8086.

Text Books

	dition Pearson Education
2 Digital Electronics: Principles, Devices and Applications Anil K. Maini	John Wiley & Sons, Ltd
3 Microprocessor and Microcontrollers N. Senthil Kumar, M. Saravanan, S Jeevanathan	Oxford Publishers

Reference Books

S. N.	Title	Authors	Edition	Publisher
1	Modern Digital Electronics	Jain R.P	4 th Edition	TMGH
2	Digital Fundamentals – A Systems Approach	Thomas L. Floyd		Pearson
3	Microprocessors and Interfacing.	D.V.Hall,	2 nd Edition	TMGH
4	Advanced Microprocessors and Peripherals	A.K.Ray Bhurchandi K.	2 nd Edition	TMGH

tunning .	Westpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25

[7 Hrs]

[7 Hrs]

[7 Hrs]



B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits		Evaluation	
23CE303P	Digital Circuits and Fundamentals	_	_	2	1	CA	ESE	Total
230E303P	of Microprocessors Lab	-	-	2	1	25		50

Course Objectives	Course Outcomes
This course is intended	Students will be able to
 To introduce the basic concepts and laws involved in the Boolean algebra and logic families and digital circuits. To familiarize with the different logic gates, combinational and sequential circuits utilized in the different digital circuits and systems. To introduces basic instruction of microprocessor. 	 Understand the combinational circuits using logic gates. Design arithmetic and logical Circuit Demonstrate understanding of flip-flops & sequential circuits. Understand the basic fundamentals of 8086 Microprocessor

Expt. No.	Title of the experiment			
1	verify the truth table of different logic gates.			
2	study and verify the NAND & NOR gates as universal gates.			
3	o study and verify De Morgan's Law			
4	o study and verify truth table of Half adder and Full Adder using two half adder.			
5	Fo study and verify truth table of Multiplexer & Demultiplexer.			
6	Fo study and verify truth table of different flip flops.			
7	To study and verify truth table of Seven Segment Display Decoder.			
8	To study and verify 4 bit ripple counter.			
9	Vrite and execute an ALP for addition & Subtraction of two 16 bit numbers.			
10	Write and execute an ALP to find 1's complement of 16 bit a number			

S.N	Title	Authors	Edition	Publisher
1	Modern Digital Electronics	Jain R.P	4 th Edition	TMGH
2	Digital Fundamentals – A Systems Approach	Thomas L. Floyd		Pearson
3	Fundamentals of Logic Design	Charles H. Roth	5 th Edition	Cengage Learning
4	Microprocessors and Interfacing.	D.V.Hall,	2 nd Edition	TMGH

munit.	wohpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25



B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits	E	valuation	
23CE304T	Computer Architecture	2			2	CA	ESE	Total
23023041	Computer Architecture	3	-	-	3	30	70	100

Course Objectives	Course Outcomes
 This course is intended To provide understanding of design of Computer Architecture and organization. To provide understanding of issues involved in design of control unit. To understand the concepts of memory organization and its interfacing. 	 Students will be able to analyze and describe differentcomputer architectures. solve various computer arithmeticproblems analyze the complete execution of instruction using different control units. understand I/O device interfacing. understand computer memory hierarchy and multiprocessor systems

Unit I

Basic structure of computers: A Brief History of computers Designing for Performance Von Neumann Architecture, Computer Components, Interconnection Structures, Bus Interconnection, Addressing modes, Instruction Set Architecture (Instruction set based classification of processor i.e. RISC, CISC, RISC vs CISC Comparison).

Unit II

Arithmetic Unit : Addition & subtraction of signed numbers, Booths Multiplication Algorithm, Restoring Division Algorithm, Non - Restoring Division Algorithm, Floating point operations

Unit III

Processing unit : Machine Instruction characteristics, types of operands, types of operations, Instruction formats, Instruction types, Processor organization, Register Organization

Control unit : Hardwired control unit, Microprogrammed control unit

Unit IV

Pipelining: Instruction cycles, Instruction Pipelining, Hazards, Multiple bus organization

I/O Organization: Input/output Systems, Memory Mapped I/O, I/O Mapped I/O, Programmed I/O, Interrupt Driven I/O, Direct Memory Access (DMA)

Unit V

[7 Hrs]

Memory Systems: Memory Hierarchy, Cache memory, Main Memory, Virtual memory, Secondary storage - RAID, Memory Interleaving Multiprocessor Systems : Basic concept, Shared memory multiprocessor systems

Text Books

S.N	Title	Authors	Edition	Publisher
1	Computer Organization & Architecture	William stalkings	8 th Edition	Prentice Hall
2	Computer Organization	Carl Hamacher	5 th Edition	McGraw Hill

Reference Books

S.N	Title	Authors	Edition	Publisher
1	Computer Architecture: A QuantitativeApproach	John L. Hennessy, David A. Patterson,	6 th Edition	Elsevier Science
2	Computer organization	J. P. Hayes	5 th Edition	Tata McGraw

turning .	wohpande	July 2024	1	Applicable for 2024-25
Chairman - BoS	Dean – Academics	Date of Release	Version	

[7 Hrs]

[7 Hrs]

[8 Hrs]

[7 Hrs]



ST. VINCENT PALLOTTI COLLEGE OF ENGINEERING & TECHNOLOGY, NAGPUR (An autonomous institution affiliated to Rashtrasant Tukadoji Maharaj Nagpur University) B.Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits	E	valuation	
23CE305P	Computer Leb. L			°,	1	CA	ESE	Total
230E305F	Computer Lab- I	-	-	2		25	25	50

Course Objectives	Course Outcomes
 This course is intended To provide understanding of basic problem solving using competitive programming To enhance the ability for complex problem solving using competitive programming 	 Students will be able to Explore and implement the competitive programming concepts of Basic programming Explore and implement the advanced concepts of competitive programming

Expt. No.	Title of the experiment
1	To explore the competitive programming examples based on Basic Programming
2	To explore the competitive programming examples based on Array
3	To explore the competitive programming examples based on Data Structure
4	To explore the competitive programming examples based on Strings
5	To explore the competitive programming examples based on Sorting
6	To explore the competitive programming examples based on Binary Search
7	To explore the competitive programming examples based on Maths

Text Books

S.N	Title	Authors	Edition	Publisher
1	Let us C	Yashwant Kanetkar		BPB Publication
2	Python Programming: A PracticalApproach	Vijay Kumar Sharma, VimalKumar,SwatiShar ma,ShashwatPathak		CRC Press

munt.	wohpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25



ST. VINCENT PALLOTTI COLLEGE OF ENGINEERING & TECHNOLOGY, NAGPUR (An autonomous institution affiliated to Rashtrasant Tukadoji Maharaj Nagpur University) B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

^									
Course	Code	Course Name		Th Tu	Pr	Credits		Evaluation	-
23ES	301T	Value Education Course	-I	2 -	-	2	CA 15	ESE 35	Total 50
							-		
		Course Objectives					urse Outcome	es	
This co	ourse is ir	tended		Stude	nts will	be able to	C		
developr		stic perspective through self-exp arity about harmony between		& nat • Unde • Deve • Discu	ural acc rstand op clar ss cone	ceptance. concepts o ity of harm	f aspirations a ony and healt nservation of	epts like self-e and Happiness h in human be nature and ha	ing.
Unit I : I	ntroductio	on to Self-Exploration							[6Hrs
		ivation for studying universal hum	nan values.					I	-
Self-	Exploratio	n-what is it? - Its content and pro	cess.						
'Natu	ural Accep	ance' and Experiential Validation	- as the proc	ess for self	-explor	ation.			
Jnit II: l	Jnderstan	ding Happiness and Prosperity	1						[6Hrs
Cont Righ	tinuous Ha it understa	Happiness and Prosperity correct ppiness and Prosperity- A look at nding, Relationship and Physical the above human aspirations: ur	basic Huma Facility.			iony at var	ious levels.		
Unit III:	Understa	iding Harmony in human being							
									[6Hrs
Unde Unde Unde Unde	erstanding erstanding erstanding	human being as a co-existence of the needs of Self ('I') and 'Body' the Body as an instrument of 'I' (the characteristics and activities the harmony of I with the Body: S	of the sentier - happiness : l being the de of 'l' and har	and physic oer, seer a mony in 'l'.	al facilit	у.			[6Hrs
Unde Unde Unde Unde Unde	erstanding erstanding erstanding erstanding	human being as a co-existence of the needs of Self ('I') and 'Body' the Body as an instrument of 'I' (the characteristics and activities	of the sentier - happiness : l being the de of 'l' and har	and physic oer, seer a mony in 'l'.	al facilit	у.			
Unde Unde Unde Unde Unde Unde Inter Unde Holis Polle	erstanding erstanding erstanding erstanding Co-existin erstanding connection erstanding stic percep ution, deple	human being as a co-existence of the needs of Self ('I') and 'Body' the Body as an instrument of 'I' (the characteristics and activities the harmony of I with the Body: S	of the sentier - happiness a l being the de of 'l' and har Sanyam and e four orders ually interact istence.	and physica oer, seer al mony in 'l'. Health. of nature-	al facilit nd enjo	y. yer). bility and s		in nature.	
Und Und Und Und Unit IV: Und Inter Und Holis	erstanding erstanding erstanding erstanding Co-existin erstanding connection erstanding stic percep ution, deple	human being as a co-existence of the needs of Self ('I') and 'Body' the Body as an instrument of 'I' (the characteristics and activities the harmony of I with the Body: S og with nature the harmony in Nature. and mutual fulfillment among the Existence as Coexistence of mut tion of harmony at all levels of existence	of the sentier - happiness a l being the de of 'l' and har Sanyam and e four orders ually interact istence. inology.	and physica oer, seer al mony in 'l'. Health. of nature-	al facilit nd enjo recycla all-per	y. yer). bility and s		in nature.	[6Hrs

Reference Books

S.N	Title	Authors	Edition	Publisher			
1	Jeevan Vidya: Ek Parichaya	A. Nagaraj	1999	Jeevan Vidya Prakashan, Amarkantak			
2	Human Values	A.N. Tripathi	2004	New Age Intl. Publishers, New Delh			
3	The Story of My Experiments with Truth	M.K.Gandhi	2009	Fingerprint! Publishers			
Online I	Resources						
1	https://fdp-si.aicte-india.org/UHV-II%20Class%	%20Note.php					
2	2 https://fdp-si.aicte-india.org/UHV-II_Lectures_PPTs.php						

munit.	wohpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25



ST. VINCENT PALLOTTI COLLEGE OF ENGINEERING & TECHNOLOGY, NAGPUR

(An autonomous institution affiliated to Rashtrasant Tukadoji Maharaj Nagpur University)

B. Tech. Scheme of Examination & Syllabus 2023-24

COMPUTER ENGINEERING

THIRD SEMESTER

Course Code	Course Name	Th	Tu	Pr	Credits	Evaluation		
23CE331M	MDM-I Indian Cyber law	2			2	CA	ESE	Total
230E331W	WIDWI-I Indian Cyber law	2	-	-	Z	15	35	50

Course Objectives	Course Outcomes			
 The aim of this course is To be a safety net against online data predators To ensure justice for cybercrime victims To prevent debit card or credit card fraud 	 Students will be able to Identify nexus between e-commerce and cyber laws and Examine the legal framework of e-governance mechanism in India. Analyze legal liabilities towards changing environment of cyber space. Formulate implications of cyber offences for Intellectual property rights 			

Unit I

Introduction to Cyber Laws – In Indian Context:

Information Technology Act 2000, Amendments made in the Indian ITA 2000, Positive Aspects of the ITA 2000, The Weak Areas of the ITA 2000, Challenges to Indian Law and Cybercrime Scenario in India, Consequences of Not Addressing the Weakness in Information Technology Act Amendments to the Indian ITA 2008, Impact of IT Act Amendments Impact Information Technology Organizations, Cybercrime and Punishment.

Unit II

Internet and the Protection of Software Copyright:

Open Source, Reverse Engineering Trademark Issues in Cyber Space: - Domain Name, the ICANN Uniform Domain Name Dispute Resolution Policy.

Unit III

A IPR in Cyber Space: -Patents in Digital Technology, Copy Rights in Digital Space, WIPO Internet Treaties, Trademark Online IP Related Cyber Crimes: - Introduction, Essential Ingredients of Crime, Types of Internet Crimes, Cyber Crime and IPR.

Text Books

S.N	Title	Authors	Edition	Publisher
1	Cyber Laws	Yatindra Singh	2016th	Universal Law Publishing Co.Pvt.Ltd
2	Law Relating to Computers Internet & E-Commerce	Nandan Kamath	llnd	Universal Law Publishing Co.Pvt.Ltd

Reference Books

S.N	Title	Authors	Edition	Publisher
1	Social, ethical and policy implication of	Linda Brennan and Victoria	-	Information Science
	Information Technology.	Johnson		Publishing
2	International Domain Name Law ICANN	David Lindsy	2017	Hart Publishing
	at the UDRP			

munity.	workpande	July 2024	1	Applicable for
Chairman - BoS	Dean – Academics	Date of Release	Version	2024-25

[8 Hrs]

[8 Hrs]

[8 Hrs]